EIT Lab Class Schedule


CONFLICT--19:001:547:01 PENG SONG F3T3 MATLAB

EIT (D110) Fall 2017

Period

Time

Monday

Tuesday

Wednesday

Thursday

Friday

1 8:40-10:00
-
-
-
-
-
2 10:20-11:40
14:332:347:04
PATEL, V.
Linear Systems and Signals Lab
-
14:180:215:02
FAROKH
Engineering Graphics
14:640:361:05
SCACCHIOLI, A.
Intro Mechantronics
14:180:413:02
-
Theory Indeterminate Structures
3 12:00-1:20
14:332:347:04
PATEL, V.
Linear Systems and Signals Lab
14:440:127:05
P. BROWN
Int Computer for Eng
14:180:215:02
FAROKH
Engineering Graphics
14:540:434:03
-
Quality Engr Lab
19:001:547:01
PENG SONG
MATLAB
4 1:40-3:00
14:332:347:06
PATEL, V.
Linear Systems and Signals Lab
14:540:383:01
-
Computer Control Lab
14:540:383:03
-
Computer Control Lab
14:332:347:03
PATEL, V.
Linear Systems and Signals Lab
14:180:215:01
FAROKH
Engineering Graphics
5 3:20-4:40
14:332:347:06
PATEL, V.
Linear Systems and Signals Lab
14:540:383:02
-
Computer Control Lab
14:640:361:02
SCACCHIOLI, A.
Intro Mechantronics
14:332:347:03
PATEL, V.
Linear Systems and Signals Lab
14:180:215:01
FAROKH
Engineering Graphics
6 5:00-6:20
14:650:388:03
GEA, H.
CAD in Mech Engr
14:650:388:02
GEA, H.
CAD in Mech Engr
14:650:388:03
GEA, H.
CAD in Mech Engr
14:650:388:02
GEA, H.
CAD in Mech Engr
-
7 6:40-8:00
14:540:213:02
TA
Industrial Engr Lab
14:540:213:01
TA
Industrial Engr Lab
-
-
-
8 8:10-9:30
14:540:213:02
TA
Industrial Engr Lab
14:540:213:01
TA
Industrial Engr Lab
-
-
-
9 9:40-11:00
-
-
-
-
-

EIT (D110) Spring 2017

Period

Time

Monday

Tuesday

Wednesday

Thursday

Friday

1 8:40-10:00
-
-
-
-
14:332:348:03
-
DIGITAL SIG PROC LAB
2 10:20-11:40
14:155:324:02
-
DESGN SEPARATN PROC
-
-
14:332:348:01
-
DIGITAL SIG PROC LAB
14:332:348:03
-
DIGITAL SIG PROC LAB
3 12:00-1:20
-
-
-
14:332:348:01
-
DIGITAL SIG PROC LAB
-
4 1:40-3:00
-
-
-
14:650:361:01
-
INTRO MECHANTRONICS
-
5 3:20-4:40
-
-
14:650:485:01
-
COMPUTING ENVIRONMEN
14:650:361:02
-
INTRO MECHANTRONICS
14:650:361:03
-
INTRO MECHANTRONICS
6 5:00-6:20
-
14:332:348:02
-
DIGITAL SIG PROC LAB
-
-
-
7 6:40-8:00
16:731:541:01
-
SIM MOD ANALY PAC EN
14:332:348:02
-
DIGITAL SIG PROC LAB
-
-
-
8 8:10-9:30
16:731:541:01
-
SIM MOD ANALY PAC EN
-
-
-
-
9 9:40-11:00
-
-
-
-
-

© 2011 Rutgers, The State University of New Jersey - This site is XHTML 1.0 valid.